7

8

9

10

11

12

13

14

15

## What is Claimed:

1	1.	A process of joining an integrated circuit (IC) chip to	a
2	microelectronic circ	guit card comprising the steps of	

- depositing a ball comprising lead (Pb) on solder wettable input/output

  (I/O) terminals of said IC chip such that said ball has an exposed surface;
- depositing a layer of tin (Sn) having a thickness on the exposed surface of said ball;
  - providing a matching footprint of solder wettable I/O terminals on said microelectronic circuit card;
  - aligning said ball on said IC chip with the corresponding footprint on said microelectronic circuit card;
  - reflowing said layer of Sn to form a Pb/Sn eutectic alloy on said ball to bond said IC chip to said microelectronic circuit card; and
  - heating said Pb/Sn eutectic alloy for a predetermined time at a predetermined temperature to diffuse and intermix Sn from said Pb/Sn eutectic alloy and Pb from said ball.
- The process of claim 1, wherein the thickness of said layer of Sn is less than 10.2  $\mu$ m (0.4 mils).
- The process of claim 1, wherein the predetermined temperature is 150°C and the predetermined time is in the range between 4 and 5 hours.

15

and Pb from said ball.

1	4. The process of claim 1, wherein the step of heating diffuses	
2	substantially all of the Sn in said Pb/Sn eutectic alloy into said ball to form an	
3	assembly having a weight composition of about 97/3 Pb/Sn.	
1	5. The process of claim 1, wherein said solder wettable I/O	
2	terminals on said microelectronic circuit card are copper (Cu).	
1	6. A process of joining an IC chip to a microelectronic circuit card	
2	comprising the steps of:	
3	depositing a ball comprising Pb on solder wettable I/O terminals of said	
4	IC chip such that said ball has an exposed surface;	
5	providing a matching footprint of solder wettable I/O terminals on said	
6	microelectronic circuit card;	
7	depositing a layer of Sn having a thickness on said solder wettable I/O	
8	terminals on said microelectronic circuit card;	
9	aligning said ball on said IC chip with said layer of Sn on said	
10	corresponding footprint on said microelectronic circuit card;	
11	reflowing said layer of Sn to form a Pb/Sn eutectic alloy on said ball to	
12	bond said IC chip to said microelectronic circuit card; and	
13	heating said Pb/Sn eutectic alloy for a predetermined time at a predetermined temperature to diffuse and intermix Sn from said Pb/Sn eutectic alloy	
14	predetermined temperature to diffuse and intermity on from said 10/off edicede anoy	

1	7. The process of claim 6, wherein the thickness of said layer of Sn
2	is less than 10.2 μm (0.4 mils).
	8. The process of claim 6, wherein the predetermined temperature is
1	-
2	150°C and the predetermined time is in the range between 4 and 5 hours.
1	9. The process of claim 6, wherein the step of heating diffuses
2	substantially all of the Sn in said Pb/Sn eutectic alloy into said ball to form an
	assembly having a weight composition of about 97/3 Pb/Sn.
3	assembly having a weight composition of decat the assembly having a weight composition of the assembly having a weight of the assembly have a weight of the assembly having a weight of the assembly having a weight of the assembly have a weight of the assembly h
1	10. The process of claim 6, wherein said solder wettable I/O
2	terminals on said microelectronic circuit card are Cu.
1	11. An interconnect structure for a semiconductor chip comprising:
2	a Pb-rich ball attached to said semiconductor chip and having an exposed
3	surface; and
3	Juliaco, and
4	a thin layer of Sn deposited on said exposed surface of said Pb-rich ball;
5	wherein Sn from said thin layer and Pb from said ball are diffused and
6	intermixed to form an assembly having a weight composition of about 97/3 Pb/Sn.
U	morning to form an assertion and assertion as a second as a second assertion and assertion as a second assertion as a second as a se
1	12. The interconnect structure of claim 11, wherein said thin layer of
2	Sn has a thickness of less than 10.2 $\mu$ m (0.4 mils).
1	13. An interconnect structure comprising a substrate, said substrate
2	having at least one Pb-rich ball and at least a portion of said Pb-rich ball having at
2	least one thin coating of a low melting point metal, wherein the melting point of said

16

the melting point of Pb.

low melting point metal is lower than the melting point of said Pb-rich ball, and said 4 low melting point metal and Pb from said ball are diffused and intermixed to form an 5 assembly having a relatively high melting point. 6 The interconnect structure of claim 13, wherein the thin coating 14. 1 of the low melting point metal has a thickness of less than 10.2  $\mu m$  (0.4 mils). 2 A process of capping a Pb-rich ball with at least one layer of low 15. 1 melting point metal, said process comprising the steps of: 2 a) forming said Pb-rich ball on a substrate; 3 b) placing a mask over said Pb-rich ball such that a portion of said Pb-4 rich ball is exposed; 5 c) depositing at least one layer of a low melting point metal over said 6 Pb-rich ball through said mask, such that at least a portion of said Pb-rich ball has a 7 capping layer of said low melting point metal; 8 d) heating said Pb-rich ball and said capping layer of said low melting 9 point metal to form a eutectic alloy having a Pb-rich core and a cap region of said low 10 melting point metal; 11 e) annealing said eutectic alloy such that one of said low melting point 12 metal from said cap region is diffused into said Pb-rich core and Pb from said Pb-rich 13 core is diffused into low melting point metal from said cap region, 14 wherein the melting point of said low melting point metal is lower than 15

- 16. The process of claim 15, wherein said low melting point metal is
  2 Sn.

  17. The process of claim 16, wherein substantially all of the Sn is
  2 diffused into said Pb-rich core to form an assembly having a weight composition of
  3 about 97/3 Pb/Sn.

  18. The process of claim 17, wherein the step of annealing is
- 18. The process of claim 17, wherein the step of annealing is performed at 150°C for a time in the range between 4 and 5 hours.
- 19. The process of claim 15, wherein said capping layer of said low melting point metal has a thickness of less than 10.2 μm (0.4 mils).